![]() |
Electronic Engineering News Digest |
COMPONENT NEWS | INDUSTRY NEWS | RoHS/WEEE NEWS |
|
|
|
Fujitsu Laboratories Develops Power-Saving CMOS Technology for 32nm-Generation and BeyondFujitsu Laboratories Limited announced today the development of power-saving CMOS technology for logic LSI chips for 32 nanometer- (32nm-) generation and beyond. The new technology enables employment of a specific silicon crystal surface, which previously had not been applied in silicon substrates due to the crystal surface's conventionally low performance in the past, by improving its performance. As a result, as a world's first, the technology makes it possible to use current 45nm-generation fabrication facilities to reduce LSI power voltage without lowering operation speed, thereby containing production costs and cutting LSI power consumption during operation by approximately 20 percent (20%). It is anticipated that the technology can be used in a wide range of applications, such as system LSIs for various mobile devices that will need to be increasingly multi-functional, and for microprocessors of which many are running with multiple processing cores. [Read more...] |
Original text is here