Electronic Engineering News Digest Electronic Engineering News Digest
Electronic Engineering News COMPONENT NEWS | INDUSTRY NEWS | RoHS/WEEE NEWS |   
Latest News

Macroblock Inc. Announces 1st Quarter Results of 2009 at Investor Conference Held by GTSM on April 29, 2009 - Hsinchu, Taiwan—Macroblock, a leading manufacturer of LED driver, today released its annual results of fiscal year 2008 and the first quarter results of 2009. The gross profit margin in the first quarter of 2009 outperformed that of the same period of last year.

SST Reports First Quarter 2009 Financial Results - News Release For More Information Contact: Leslie Green Green Communications Consulting, LLC (650) 312-9060 SUNNYVALE, Calif., April 28, 2009 -- SST (Silicon Storage Technology, Inc.

Dynex Announces Advance Payment from CSR Times Electric - Lincoln, England, February 6th, 2009 – Dynex Power Inc., a leading specialist high power semiconductor company, today announced that its UK subsidiary, Dynex Semiconductor Ltd., has agreed new distributor arrangements with CSR Times Electric.

Green Packet and GCT Semiconductor Join Forces to Develop World's First Automated Wireless Roaming Solution - Green Packet and GCT Semiconductor Join Forces to Develop World's First Automated Wireless Roaming Solution Business Wire -- April 28, 2009 GCT's Single-Chip Dual-Mode Solution Combined With Green Packet's Connection Manager Software Designed to Offer a Truly Seamless WiFi to WiMAX User Experience...

UMC Board of Directors Important Announcement - Taipei, Taiwan, R.O.C. - April 29, 2009 - United Microelectronics Corporation (NYSE: UMC, TSE: 2303), ("UMC") convened its 19th session, 10th term of its Board of Directors meeting today.

UMC, Springsoft Support Custom Chip Design with 65nm Process Design Kit - Companies deliver foundry-certified Laker-UMC PDK to streamline implementation and manufacturing of leading-edge IC designs Hsinchu, Taiwan, April 27, 2009 -UMC (NYSE: UMC; TSE: 2303), a leading global semiconductor foundry, and SpringSoft, Inc.

UMC Recognized for Excellence by Texas Instruments - HSINCHU, Taiwan, April 27, 2009 -UMC (NYSE: UMC; TWSE: 2303), a leading global semiconductor foundry, announced that the company was formally presented with a Texas Instruments (TI) 2008 Supplier Excellence Award during a special ceremony held today between executives from TI and UMC.

AMD Joins Microsoft® System Center Alliance - — Development continues on DASH plug-in for Microsoft System Center Configuration Manager to enable secure, remote out-of-band management for business PCs — Microsoft Management Summit, LAS VEGAS -- April 28, 2009 --Today AMD (NYSE: AMD) announced its membership in the Microsoft System Center...

MoSys, Inc. Reports First Quarter 2009 Financial Results - | RSS Feeds | E-mail Alerts | View...

Spansion Garners Highest Score of All Semiconductor Suppliers, Receives Top Honor From Stack International - SUNNYVALE, Calif., April 27, 2009 /PRNewswire-FirstCall via COMTEX News Network/ -- Spansion Inc.

ZTE Partners with Semtech on IEEE1588v2 Products for WiMax Basestations, IP Backhaul and Femtocells - ACS95xx ToPSync™ Platform Enables IP Backhaul in Building Femtocells and Other TDM-IP Synchronization Applications Camarillo, California - April 27, 2009 Semtech Corp. (Nasdaq: SMTC), a leading supplier of analog and mixed-signal semiconductors, today announced that ZTE Corp.

Ericsson and MobiCom bring mobile broadband to Mongolia - Mongolian operator MobiCom has launched the first high-speed mobile broadband network in the country, powered by HSPA technology from Ericsson (NASDAQ:ERIC).

13 Apr 2009 - Freescale Semiconductor Schedules First Quarter 2009 Results Conference Call - AUSTIN, Texas - April 13, 2009 - Freescale Semiconductor will announce its first quarter financial results in a press release at 3:00 p.m. CDT, Wednesday, April 22, 2009. The press release will be posted at www.freescale.com/investor.

Analog Devices and Infineon to Collaborate on Next-Generation Automotive Airbag Safety System - Norwood, Mass., USA and Neubiberg, Germany – April 27, 2009 – Analog Devices, Inc.

Executive Appointment - ...

News ArchiveElectronic News Digest RSS Feed
Add to My Yahoo! Add to Google Add to del.icio.us Add to Blinklist Add to Shadows
Microchip Launches Capacitive Touch Eval Kit

Microchip Launches Capacitive Touch Eval Kit

Editorial Contact: Reader/Literature Inquiries: Michelle Ragsdale 1-888-MCU-MCHP 480-792-4111 http://www.microchip.com/mtouch michelle. [Read more...]

 

Lattice's ispLEVER 7.2 FPGA Design Tool Suite Continues to Elevate Designers' Productivity

15.12.2008 14:30 - Source: Lattice Semiconductor

–Latest Software Version Includes Advanced Place and Route Algorithms for More Efficient FPGA Design–

HILLSBORO, OR - DECEMBER 15, 2008 - Lattice Semiconductor (NASDAQ: LSCC) today announced Version 7.2 of its ispLEVER® FPGA design tool suite with advanced place and route algorithms that deliver higher performance results in as much as 30% less time. The ispLEVER 7.2 software also now supports Lattice's "clock boosting" flow for the LatticeECP2™ and LatticeECP2M™ FPGA families. Clock boosting can result in up to a 5% increase in FMax with no additional user input. In addition to performance improvements, ispLEVER Version 7.2 continues to improve designers' productivity with additional control, analysis and workflow enhancements, and includes the latest release of Synopsys' Synplify Pro® advanced FPGA synthesis solution.

“Our ispLEVER design tools continue to evolve in order to satisfy the needs of FPGA designers,” said Mike Kendrick, Lattice’s Manager of Software Product Planning.  “This latest release of our software design tool suite includes many features that improve the performance, usability and control of the tools.”

Performance and Workflow Improvements

Using innovative new place and route techniques, ispLEVER software can now analyze a design and automatically choose the most appropriate algorithm for the design’s topology.  For example, in a design with a connectivity pattern that is more likely to lead to routing congestion, the tool will automatically choose an algorithm that is appropriate to find better results in less time.  In some cases the chosen algorithm can reduce runtime as much as 30%.

Properly constrained clock domains and cross-domain datapaths are critical to closing timing in today’s multi-clock designs.  The Trace static timing analysis report now includes a “clock domain analysis” section.  This is very useful for understanding the nature of the clock domains in the design, how they are currently constrained, where there are gaps in the constraint set and the datapaths that exist between the clock domains.  In addition, the ispLEVER 7.2 tool suite gives more user control over the use of Global Set/Reset routing.  This can result in improved routability and performance for designs with demanding routing requirements.

Also in this release, messages issued by the software’s Project Navigator may be traced through a mouse click directly to the related line of source text opened in the user’s favorite editor.  Finally, source files may be imported using a list file, which eases the sharing of files between design tools.

Pricing and Availability

Lattice’s ispLEVER 7.2 for Windows, Linux and UNIX users is available immediately without charge for customers with active design tool maintenance. The full ispLEVER design tool suite is priced at $1295 for the Windows version.

About the Lattice ispLEVER Design Tool Suite

The ispLEVER Design Tool Suite is the flagship design environment for the latest Lattice FPGA products.  It provides a complete set of powerful tools for all design tasks, including project management, IP integration, design planning, place and route, in-system logic analysis and more.  The ispLEVER software is provided on CD-ROM and DVD for Windows, UNIX or Linux platforms.  The ispLEVER suite includes Synopsys Synplify Pro synthesis for all operating systems supported and Aldec’s Active-HDL™ Lattice Edition simulator for Windows.


Lattice Semiconductor Corporation, Lattice (& design), L (& design), ispLEVER, LatticeECP2, LatticeECP2M and specific product designations are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries.

GENERAL NOTICE: Other product names used in this publication are for identification purposes only and may be trademarks of their respective holders.

For more information contact:
Brian Kiernan, Corporate Communications Manager
Lattice Semiconductor Corporation
brian.kiernan@latticesemi.com
voice: (503) 268-8739
fax: (503) 268-8193

Original text is here